pipelined adc with a transconductance operational amplifier in finfet technology
P.RAMU,N.Ganesh,G.VR.Sakthivel
Published in International Journal of Advanced Research in Electronics, Communication & Instrumentation Engineering and Development
ISSN: 2347 -7210 Impact Factor:1.9 Volume:2 Issue:3 Year: 14 February,2016 Pages:29-35
Abstract
The comparator is designed in pipelined ADC. FINFET is the technology which performs the dual gate MOSFET. This thesis focuses on the high-speed design of pipelined ADC. In the meanwhile, we try to minimize the power dissipation as well. In this thesis, A semi-digital Gm-based amplifier is proposed for a low-power pipelined analog-to-digital converter (ADC )in HSPICE .And also we compare the power performance both in FINFET and CMOS. The amplifier performs a class-AB operation. CMOS designed in 130nm and FINFET is implemented in 16nm.
Kewords
Keywords—Analog-to-digital converter (ADC, Gm-based amplifier, operational transconductance amplifier (OTA), pipelined ADC , semidigital amplifier,H
Reference
REFERENCES [1] I. Ahmed, J. Mulder, and D. A. Johns, “A low-power capacitive charge pump based pipelined ADC,” IEEE J. Solid-State Circuit, vol. 45, no. 5, pp. 1016–1027, May 2010. [2] D.-Y. Chang, “Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 11, pp. 2123–2132, Nov. 2004. [3] B.R. Gregoire and U.-K. Moon, “An over-60 dB true rail-to-rail performance using correlated level shifting and an op amp with only 30 dB loop gain,” IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2620–2630, Dec. 2008. [4] J. Hu, N. Dolev, and B. Murmann, “A 9.4-bit, 50-MS/s, 1.44-Mw pipelined ADC using dynamic source follower residue amplification,” IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1057–1066, Apr. 2009. [5] D.-W. Jee, S.-J. Park, H.-J. Park, and J.-Y. Sim, “A low-voltage OP amp with digitally controlled algorithmic approximation,” in Proc. IEEE CICC, 2008, pp. 499–502. [6] B. Hershberg, S. Weaver, K. Sobue, S. Takeuchi, K. Hamashita, and U. Moon, “A 61.5dB SNDR pipelined ADC using simple highly-scalable ring amplifiers,” in Proc. Symp. VLSI Circuits, 2012, pp. 32–33. [7] B. Hershberg, S. Weaver, and U.-K. Moon, “Design of a split-CLS pipelined ADC with full signal swing using an accurate but fractional signal swing opamp,” IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2623– 2633, Dec. 2010. [8] P. Huang, S. Hsien, V. Lu, P. Wan, S.-C. Lee, W. Liu, B.-W. Chen, Y.-P. Lee, W.-T. Chen, T.-Y. Yang, G.-K. Ma, and Y. Chiu, “SHA-less pipelined ADC with in situ background clock-skew calibration,” IEEE J. Solid-State Circuits, vol. 46, no. 8, pp. 1893–1903, Aug. 2011. [9]W. Rösner, E. Landgraf, J. Kretz, FinFETs for low power applications, Solid-State Electronics, Vol. 48, pp. 1819-1823, 2004 [10]. R. Zhang, K. Roy, Low-Power High-Performance Double-Gate Fully Depleted SOI Circuit Design, IEEE Transaction on Electron Devicev, Vol. 49, No.5, pp. 852-861, 2002. [11]. K. Kim, O. Kwon, J. Seo, Nano-scale Device Modeling and Simulation: FinFET, International Microprocesses and Nanotechnology Conference, pp. 24 - 25, 2003. [12]. D. Fried, J.S. Duster, K.T. Kornegay, High- Performance P-Type Independent-Gate FinFETs, IEEE ELECTRON DEVICE LETTERS, VOL. 25, NO. 4, pp. 199-201, 2004. [13]. R.V. Joshi, R.Q. Williams, E. Nowak, FinFET SRAM for High-Performance Low-Power Applications, Solid-State Device Research conference, pp.69-72, 2004 [14]. S. Cristoloueanu, SOI a metamorphosis of silicon, IEEE Circuits & Devices, pp. 26-32, 1996. [15]. A. Marshall, M. Kulkarni, M. Campise, R. Cleavelin, FinFET Current Mirror Design and Evaluation, Architecture,IEEE Dallas/CAS Workshop: Circuits and Implementation of SOCs, pp. 187- 190, 2005.
