survivability and protection of nodes and links from failures in wdm mesh networks
C. Upendra,G.Gopichand
Published in International Journal of Advanced Research in Computer Networking,Wireless and Mobile Communications
ISSN: 2320-7248 Impact Factor:1.8 Volume:2 Issue:1 Year: 08 January,2014 Pages:1-8
Abstract
This paper is the base for a new project about node and link protection in wavelength division multiplexing mesh networks to assure 100% node protection in addition to the protection against the single link failure and also dual link failures, for this purpose we propose a p-cycle protection scheme. Previous studies offer some node protection shows the expense of some overlapping p-cycle with very mild impact on the bandwidth efficiency, we can guarantee node protection. A design model and solution method is introduced for solving based on the large scale optimization tools namely column generation (CG).The role of the column generation computes the node and link protection offered by p-cycles. Earlier models offer a solution where we need to concentrate on a large number of potential cycles needs first, leading to very large ILP models which cannot be scaled. We compare our model and the work of Grover and Onguetou (2009). ). Our proposed model clearly outperforms the design in terms of capacity efficiency and of the number of distinct cycles when compared with previous models.
Kewords
Survivable WDM networks, p-cycles, node protection, column generation
Reference
[1] F. Caignet, S. Delmas-Bendhia, and E. Sicard, ―The challenge of signal integrity in deep-submicrometer CMOS technology,‖ Proc. IEEE, vol. 89, no. 4, pp. 556–573, Apr. 2001. [2] D. Pamunuwa, L.-R. Zheng, and H. Tenhunen, ―Maximizing throughput over parallel wire structures in the deep submicrometer regime,‖ IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 2, pp. 224–243, Apr. 2003. [3] R. Arunachalam, E. Acar, and S. Nassif, ―Optimal shielding/spacing metrics for low power design,‖ in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, 2003, pp. 167–172. [4] B. Victor and K. Keutzer, ―Bus encoding to prevent crosstalk delay,‖ in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, 2001, pp. 57–63. [5] C. Duan, A. Tirumala, and S. Khatri, ―Analysis and avoidance of crosstalk in on-chip buses,‖ in Proc. Hot Interconnects, 2001, pp.133–138. [6] P. Subramanya, R. Manimeghalai, V. Kamakoti, and M. Mutyam, ―A bus encoding technique for power and cross-talk minimization,‖ in Proc. IEEE Int. Conf. VLSI Design, 2004, pp. 443–448. [7] M. Stan and W. Burleson, ―Limited-weight codes for low power I/O,‖ in Proc. IEEE/ACM Int. Workshop Low Power Design, 1994, pp. 209–214. [8] M. Mutyam, ―Preventing crosstalk delay using Fibonacci representation,‖ in Proc. IEEE Int. Conf. VLSI Design, 2004, pp. 685–688. [9] C. Duan, C. Zhu, and S. Khatri, ―Forbidden transition free crosstalk avoidance codec design,‖ in Proc. Design Autom. Conf., 2008, pp. 986–991. [10] C. Duan, V. C. Calle, and S. Khatri, ―Efficient on-chip crosstalk avoidance codec design,‖ IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 4, pp. 551–560, Apr. 2009. [11] M. Mutyam, ―Fibonacci codes for cross talk avoidance‖, IEEE Trans. Very Large Scale Integr. (VLSI)Syst., vol. 20, no.10, October 2012. [12] H Guo and Y Zhou, ―A Segmental Bus-Invert Coding Method for Instruction Memory Data Bus Power Efficiency,‖ Proceeding of the 2009 IEEE International Symposium on Circuits and Systems [13] Y. Shin, S. Chae and K. Choi, ―Partial bus-invert coding for power optimization of application specific system,‖ IEEE Transaction on VLSI System, vo1.9, no.2, pp.377-383, 2000. (ISCAS 2009), Taipei, Taiwan, pp137-140, 2009.
